

PRIORITY INTERRUPT CONTROLLER

The MC8507/6828 Priority Interrupt Controller (PIC) is used to add prioritized responses to inputs to microprocessor systems. The performance has been optimized for the M6800 system, but will serve to eliminate input polling routines from any processor system.

The MC8507/6828 PIC modifies the ROM address which the processor uses to find the start of the polling or other interrupt service routine. When using the PIC in non-M6800 systems, the address for the service routine must end in . . . 1100x (where x indicates the don't care state of the LSB of the address), and any second byte of the routine address must also end in . . . 1100x.

The PIC allows for any added decode time by generating a Stretch signal which can be used to slow the processor clock while fetching interrupt routine starting addresses. The Stretch signal allows the interrupt structure to be designed without concern for faster operation due to improvements in processor speeds.

An interrupt mask prevents any latched interrupt input of lower priority than the mask level from generating an $\overline{\text{IRQ}}$ output.

BLOCK DIAGRAM

1-of-8 IN7 11 0 IN6 10 0 Priority Vector IN5 9 0-Encoder 8-Bit Look-Up INA 8 0-Mask / Table Request IN3 7 o Register Inputs IN2 6 0 Below IN1 5 0-Mask →0 23 IRQ INO 4 0 1 = Not4 Selected Vector Mask Bus Load E 18 0 Register Mask R/W 17 o-Decode CSO 3 0and Select Vector Function o 22 Z4 CS1 1 0or Address Control Quad -o 21 Z3 4 Address 1-of-2 o 20 Z2 A4 13 0-Select -0 19 Z1 A3 14 0-A2 15 0-→ 3 Stretch A1 16 0 VCC = Pin 24


Gnd = Pin 12


MC8507 MC6828

Note: The dual numbering system emphasizes that this device is a bipolar LSI device and directly compatible with the M6800 Microprocessor Family. The Priority Interrupt Controller may be ordered by using either part number.

MEGALOGIC

PRIORITY INTERRUPT CONTROLLER





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to +7.0	Vdc
Input Voltage	V _{in}	-1.0 to +5.5	Vdc
Output Voltage	Voн	-0.4 to +7.0	Vdc
Thermal Resistance	θ JA	65	°C/W
Operating Temperature Range	TA	0 to +75	°С
Storage Temperature Range	T _{stg}	-55 to +165	-°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $T_A = 0 \text{ to } 75^{\circ}$ unless otherwise noted.)

Characteristi	С	Symbol	Min	Max	Unit
Input Forward Current (V _{IL} = 0, V _{CC} = 5.25 Vdc)	CS1, E CS0, R/W A1 thru A4 IN0 thru IN7	IIL	= =	-75 -150 -225 -1.300	μAdc
Input Leakage Current (V _{IH} = 2.4 Vdc, V _{CC} = 5.25 Vdc)	CS1 CS0 A1 thru A4 INO thru IN7	ΊΗ	 _ _ _	120 240 360 -560	μAdc
Logic "0" Output Voltage $(I_{OL} = 1.6 \text{ mAdc}, V_{ILT} = 0.8 \text{ Vdc}, V_{IH})$ $(I_{OL} = 3.2 \text{ mAdc}, V_{CC} = 4.75 \text{ Vdc})$	Z1 thru Z4, Stretch	VOL		0.5 0.5	Vdc
Logic "1" Output Voltage (IOH = -0.3 mAdc, V _{ILT} = 0.8 Vdc, V _I	HT = 2.0 Vdc, V _{CC} = 4.75 Vdc) Z1 thru Z4, Stretch	Voн	2.4	-	Vdc
Output Leakage Current (VCC = VCEX = 5.25 Vdc)	ĪRQ	ICEX	-	100	μAdc
Power Supply Drain Current (V _{CC} = 5.0 Vdc, All Inputs Open)		Icc	_	117	mAdc

SWITCHING TIMES (V_{CC} = 5.0 Vdc, T_A = 25°C)

Characteristic	Symbol	Min	Тур	Max	Unit	
A _i to Z _i Delay Time (Not Selected)	†AZ	_	50	_	ns	
Select* to Z_i Delay Time $(\bar{A}1 \cdot \bar{A}2 \cdot A3 \cdot A4 \cdot \bar{CS0} \cdot CS1 \text{ to } Z_i)$	tCSZ	-	125	_	ns	
Select* to Stretch Delay Time (Ā1·Ā2·A3·A4·CS0·CS1 to Stretch)	[†] STR	-	110	-	ns	
Enable to IRQ Delay Time, Non-Masked Mode	tIRQ	-	220	-	ns	
Enable to IRQ Delay Time, Masked Mode	tMIRQ	-	**	-	ns	

^{*}Select = $(\bar{A}1 \cdot \bar{A}2 \cdot A3 \cdot A4 \cdot \bar{C}S0 \cdot CS1 \cdot R/W)$ which corresponds to FFF8 or FFF9 interrupt response in the M6800 system.



^{**}Value depends on mask level and stored priority input. Maximum value occurs with mask level 8 and stored interrupt INO. Minimum value occurs with mask level J and stored interrupt IN(J-1).





FIGURE 5 - MASK OPERATION



b - MASK TRUTH TABLE

Mask Register Contents				Response to Priority Inputs 1 = Response to Input, 0 = No Response.							
M4	M3	M2	M1	IN7	IN6	IN5	IN4	IN3			7
1	1	1	1	0	0	0			IN2	IN1	INO
1	1	1	0	0	0	0	.0	0	0	0	0
1	1	0	1	0	0		0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	0	0	0	0	0	0	0
0	1	1	0	1	1	0	0	0	0	0	0
0	1	0	1	1	1	0	0	0	0	0	0
0	1	0	0	1	1	1	0	0	0	0	0
0	0	1	1	1	1	1	1	0	0	0	0
0	0	1	0	1	1	1	1	1	0	0	0
0.	0	0	1	1	1	1	1	1	1	0	0
0	0	0	0	1	1	'	1	1	1	1	0
						1	1	1	1	1	1



OTOROLA Semiconductor Products Inc.

FIGURE 2 - MC8507 TRUTH TABLE FOR M6800 MICROPROCESSOR SYSTEMS

	Output When Selected					Equivalent to Bits 1-4 of B0, B1 , B15	Address ROM Bytes Contain Address of:	
Active		Z4	Z 3	Z2	Z1	Hex Address	Priority 7 Routine	
Input		1	0	1	1	FFF6or7	Priority 6 Routine	
Highest	IN7		0	1	0	FFF4or5	Priority 5 Routine	
	IN6	1	0	0	1	FFF2or3	Priority 4 Routine	
	ĪN5		0	0	0	F F F 0 or 1	Priority 3 Routine	
	IN4	1	1	1	1	FFEEorF	Priority 2 Routine	
	īN3	0	1	1	0	FFECorD		
	IN2	0	1	0	1	FFEAorB	Priority 1 Routine	
	IN1	0	1	0	0	FFE8or9	Priority 0 Routine	
Lowest	ĪNO	0	1	0		FFF8 or 9	Default Routine*	

^{*}Default routine is the response to interrupt requests not generated by a prioritized input. The default routine may contain polling routines or may be an address in a loop for an interrupt driven system.

puts INO, IN1, IN2, and IN3 would not generate an interrupt to the MPU system. The input request register is not affected by the mask, and if the mask is cleared (by loading it with zeros) any previously stored inputs will generate an IRO signal.

The chip select and decode circuitry controls all internal functions of the PIC. The selected mode is defined as the logical AND function \$\overline{A}1 \cdot \overline{A}2 \cdot A3 \cdot A4\$ CSO • CS1 • R/W. When the device is not in the selected mode the request register clock is enabled and the address inputs A; pass directly through the data selector to the Zi outputs. When the MPU responds to interrupt request IRQ and the PIC decodes the select address, the request register is inhibited and the data selector places the vector on the Z outputs. The address delay added to the MPU system is shown in Figure 3. This delay may be critical in some systems. A stretch signal, which indicates the selected mode, is provided for use with special MPU clock drivers to stretch the clock cycle when accessing slow ROMs. The CSO input has one less gating level than the remainder of the select decode logic. This allows an external NAND gate to be used for the full address decode without any increase in delay times.


The decode logic also controls the loading of the mask location register. This register will be loaded on the falling edge of the enable pulse when enabled by the logical AND function CSO • CSI • R/W (note 1). Contrary to normal read/write operations in MPU systems, the "data" written into the mask register are bits A1 thru A4 of the address bus (see Figure 5). This means that in the load mask mode the data on the data bus is a don't care. However in this mode the ROM will also be accessed and both the ROM and MPU will be driving the data bus. Therefore the read/write line should be used as an active high chip select or enable signal for ROM decoding.


Figure 4 show the typical operation flow diagram for the PIC in an M6800 system. The functional timing for this flow is as shown in the first part of the waveforms in Figure 1. The second half of Figure 1 shows the operation of the mask. Interrupts will be stored even if they are masked. When the mask is released the IRQ signal will then be generated.

The influence of the mask register on the priority encoder is shown in the truth table of Figure 5. The actual use of the mask register will vary with the system needs and the imaginative software programmer.

Note 1. Since during normal operation of the MPU the address lines and the R/W line can be in an indeterminate state, VMA should be logically ANDed with one of the chip select inputs of the PIC to prevent erroneous writes into the mask register.

FIGURE 3 – HIGH ROM ADDRESS DELAY ADDED TO M6800 SYSTEM





OPERATING CHARACTERISTICS

The primary purpose of the Priority Interrupt Controller (PIC) is to generate a modified address to ROM in response to prioritized inputs. With the PIC, each interrupting device is assigned a unique ROM location which contains the starting address of the appropriate service routine. After the MPU detects and responds to an interrupt the PIC directs the MPU to the proper memory location.

The basic functions of the PIC are shown in the block diagram. The 8-bit request register is an edge clocked D-type register with internal 6 k Ω pullup resistors on the interrupt inputs ($\overline{\text{INO}}$ thru $\overline{\text{IN7}}$). Note the inputs

are active low. The interrupt register is loaded on the falling edge of the enable when the PIC is not selected.

The 1-of-8 priority encoder enables a vector corresponding to the stored interrupt with the highest priority and places it on the vector input port of a data selector. In addition an interrupt request signal IRQ is generated to signal the MPU that an interrupt has been detected. The mask location register overides and inhibits all interrupts with priority below the mask level. The mask can be thought of as a movable partition allowing responses to inputs equal to or greater than the mask value. For example if the stored mask level was 4, in-






FIGURE 6 - TYPICAL M6800 SYSTEM CONFIGURATION

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



MOTOROLA Semiconductor Products Inc.